

V-RAM DEVICE AND PATTERN MATCHING PROCESSOR USING SAME

Patent Number: JP6131448
Publication date: 1994-05-13
Inventor(s): MIYAZAWA KIYOTO
Applicant(s): NEC CORP
Requested Patent: ☐ JP6131448
Application Number: JP19920308175 19921022
Priority Number(s):
IPC Classification: G06F15/64; G06F12/00
EC Classification:
Equivalents: JP2976418B2

Abstract

PURPOSE:To execute the multibit operation at a high speed by providing a V-RAM with a multibit operation circuit, a transfer circuit (transfer gate), and plural port parts where the operation result or the like is temporarily stored.

CONSTITUTION:When input data is read out and is transferred to and held in a port part 6A of the V-RAM and a command for matching of dictionary data #1 to #n in the V-RAM is given to a pattern matching controller, this controller transfers dictionary data #1 in the V-RAM to a port part 6B. An operation circuit 4 performs pattern matching operation with data of ports 6A and 6B as inputs. After pattern matching, result data is inputted to a serial- parallel conversion part and is supplied to a counter as serial data synchronously with a clock. The counter counts the degree of pattern matching and counts the number of bit '1's to store it as matching result #1.

Data supplied from the esp@cenet database - I2